The above diagram details the top level view of the system architecture. The host computer is shown as a Raspberry Pi and the bottom co-processor is an FPGA (not indicated in the graphic). As explained in the project description, the FPGA will be computing the FFT and returning frequency domain data back to the Raspberry Pi for analysis.